

9210-213 Level 7 Post Graduate Diploma in Engineering Digital system design

GUa d`Y'DUdYf

.

You should have the following for this examination • one answer book No additional data is attached

General instructions

- This paper consists of **eight** questions.
- Answer **five** questions.

1	a)	Hardware Description Language (HDL) allows the representation of a digital system at different levels of abstraction such as at circuit level (referred to as structural representation), data flow level and at behavioral level (referred to as behavioral representation). Taking 1 bit Full Adder as an example, do the following:				
		i) ii)	Draw the circuit diagram using 2 and 3 input logic gates as appropriate. Use Verilog HDL code to implement the 1-bit Full Adder using Structural,	(3 marks)		
	h)	i)	Dataflow and Behavioral representation. Outline three advantages of single chin prototyping based on HDL over the	(9 marks)		
	2)	ii)	traditional approach of discrete component based logic design. HDLs are generally meant for two purposes, namely, simulation of digital systems and for synthesis. The language features of HDL, often, are on par with most of the high level languages. However there can be instances where HDL code which can be properly simulated might not be synthesizable. Critically analyze the above statement considering high level language	(3 marks)		
			features and illustrating with appropriate code examples.	(5 marks)		
2	a)	i)	Carry Look-Ahead Adder (CLA) makes use of a Carry Look Ahead unit to compute the carry necessary for addition making it much faster than a			
		ii)	ripple adder. Write a Verilog module for a 4-bit CLA.	(6 marks)		
		11)	8-bit CLA using two cascaded 4-bit CLAs.	(4 marks)		
	b)	i)	Use of HDL is a way for rapid prototyping of digital systems. In this context, testbenches play a significant role in determining the success of the process.			
		 ii) Write the Verilog code for a sequence detector for the code 1001 (with overlapping) that would result in the minimal bardware and a 	(3 marks)			
			testbench to test the design.	(7 marks)		
3 Two waveforms other is a digita (ie rising and fa A sequence de consecutive or and the value a should be high sequence is do a) Draw the			veforms are given as inputs to a Digital System. One is a clock signal Ck and the a digital signal (A) which is synchronized with the falling edge of the clock signal g and falling edge A is synchronized to the falling edge of the clock signal). Ince detector is to be designed to detect two consecutive zeros or two utive ones (ie clock signal will sample input digital signal at each rising edge value at that point is considered for the detection). In each case, output be high. The system should return to the initial state when detection of the clock, digital input and output waveforms to illustrate the operations of exetern	(6 marks)		
	b)	Dra	aw a Finite State Machine to represent the above system.	(8 marks)		
	C)	Wr	ite Verilog HDL representation of the above system.	(6 marks)		

4	Aut it pr aut veh You The • •	 Automotive adaptive cruise controllers have become popular due to the convenience it provides to drivers on highways that has average traffic. It allows the vehicle to automatically adjust the speed of the vehicle depending on the distance to the front vehicle. A key module of this controller is a laser based distance measurement unit. You are required to design this module that can measure distance up to 2 km. The module has the following features: The system has two inputs – 1-bit input B that starts measurements when the user put the vehicle into adaptive cruise controller mode. The second 1-bit input S comes from the sensor that detects the reflected laser. The Output (1-bit) L controls the laser turning it on when L is 1. Finally N-bit output D gives the distance measurement to the main controller module. The laser will be on for 1 clock pulse when it is turned on. The unit will start counting 					
	cloo a) b) c)	ck cycles until the sensor detects the reflected pulse. Design a high level state machine for the distance measurement unit. Suggest a value for N (counter). Explain the basis for your answer. Draw a clearly labelled datapath with all the required components, necessary control signals and connections to the control unit. (Note: You are not required to carry out detailed controller design).	(8 marks) (4 marks) (8 marks)				
5	a)	Instruction Set Architecture (ISA) refers to the design of Instruction Set of a processor.					
		 Describe the key elements of an instruction. Using 3 examples, explain the meaning of addressing mode and its importance in the execution of an instruction 	(2 marks) (7 marks)				
	b)	 i) Explain Load and Store Architecture using appropriate examples. ii) Explain Stack-based Architecture using appropriate examples. iii) Explain the meaning of Register Windowing. 	(3 marks) (3 marks) (5 marks)				
6	Cor Y = (The star the reg ADI usu	Consider the following arithmetic expression: Y = ((A + B) * C)/(D - (E * F)) (The operators +, -,* and / have their usual meaning) The integer variables A,B,C,D,E and F are stored in consecutive memory locations starting from memory address 1000 and each takes 4 bytes. The output Y is stored at the memory address 1100. Assume the availability of a number of general purpose registers and the following commands : LOAD, STORE, MOV, POP, PUSH (Data transfer) ADD, SUB, DIV and MUL (Arithmetic Instructions) with the commands having their usual meanings					
	a)	Assuming a Load and Store Architecture, list the sequence of assembly level instructions that would implement the above expression using 3 address instructions.	(7 marks)				
	b)	List the sequence of assembly level instructions assuming a Stack Based Architecture.	(7 marks)				
	C)	Referring to the number of memory references in a) and b), explain which architecture is preferred for an application that requires a high throughput.	(6 marks)				

7	a)	i) Explain the meaning of Semantic Gap and its significance in processor design.	(3 marks)		
		approach to processor design	(1 marks)		
		iii) Describe the key elements of a Processor data nath	(3 marks)		
	b)	A custom processor has the following requirements:	(5 marks)		
	0)	 Two port Memory Access for Program and Data Memory with 2 dedicated 			
		nairs of registers for address and data/instruction			
		 Load and Store Architecture with 3 address ALU instructions 			
		 All with a support for 16 different operations. 			
		– 8 General Purpose 32 bit Registers.			
		 Stack Pointer to access Data Stack. 			
		i) Draw a clearly labelled processor datapath.	(7 marks)		
		ii) Compute the number of control signals required to operate this datapath.	(3 marks)		
8	An cor follo – – – a)	 An embedded processor, to be used in an environment where responsiveness is a major concern, plans to make use of cache to improve the memory access time. It has the ollowing specifications: 16 bit data and address bus. Maximum amount of DRAM that can be accessible through the given address bus. 8KB Cache. 16 byte block size (cache line size). Assuming cache is organized with 2-way set-associative mapping, clearly list the steps it takes to read and write to the following memory locations in consecutive 			
		memory accesses. Assume the cache is empty at the beginning.			
		You need to clearly indicate whether the access results in a cache miss or cache			
		hit and cache tag values for each access.			
			(10		
	b)	III) UXABLE (READ). Cache replacement algorithm is a key component of the entire cache design	(12 marks)		
	D)	Least Recently Lised is one such algorithm. Briefly describe a possible			
		implementation of this algorithm in hardware	(5 marks)		
	C)	Briefly comment on the effect of block size and number of blocks in a set on	(3 1101 (3)		
	0	cache performance.	(3 marks)		
			/		